View LTM4628_5975471.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ltm4620 1 4620f typical application description dual 13a or single 26a dc/dc module regulator the ltm ? 4620 is a complete dual 13a output switching mode dc/dc power supply. included in the package are the switching controller, power fets, inductors, and all supporting components. operating from an input voltage range of 4.5v to 16v, the ltm4620 supports two outputs each with an output voltage range of 0.6v to 2.5v, set by a single external resistor. its high effciency design delivers up to 13a continuous current for each output. only a few input and output capacitors are needed. the device supports frequency synchronization, multi- phase operation, burst mode operation and output voltage tracking for supply rail sequencing and has an onboard temperature diode for device temperature monitoring. high switching frequency and a current mode architecture enable a very fast transient response to line and load changes without sacrifcing stability. fault protection features include overvoltage and overcur - rent protection. the power module is offered in a proprietary space saving and thermally enhanced 15mm 15mm 4.41mm lga package with integrated top-side heat sink. the ltm4620 is rohs compliant with a pb-free fnish. l , lt, ltc, ltm, linear technology, the linear logo, module, burst mode and polyphase are registered trademarks and ltpowercad is a trademark of linear technology corporation. all other trademarks are the property of their respective owners. 26a, 1.2v output dc/dc module ? regulator features applications n complete standalone dual output power supply n dual 13a or single 26a output n wide input voltage range: 4.5v to 16v n output voltage range: 0.6v to 2.5v n 1.5% maximum total dc output error n multiphase current sharing with multiple ltm4620s up to 100a n differential remote sense amplifer n current mode control/fast transient response n adjustable switching frequency n overcurrent foldback protection n frequency synchronization n internal temperature sensing diode output n output overvoltage protection n low profle (15mm 15mm 4.41mm) lga package n telecom and networking equipment n storage and atca cards n industrial equipment 1.2v effciency vs i out ? 100a and 26a thermal performance ? current sharing ? short-circuit protection output current (a) 0 efficiency (%) 90 60 70 80 50 40 16 4620 ta01b 26 10 12 14 24 18 20 22 2 4 6 8 5v in / 500khz 12v in / 500khz 4620 ta01a ltm4620 v in temp run1 run2 track1 track2 f set 470f 6.3v 60.4k 5k 100f 6.3v phasmd v out1 v outs1 sw1 v fb1 v fb2 comp1 comp2 v outs2 v out2 v out 1.2v at 26a sw2 pgood2 pgood mode_pllin clkout intv cc extv cc pgood1 pgood sgnd gnd diffp diffn diffout 470f 6.3v 100f 6.3v 121k 10k* 5.1v* v in 4.5v to 16v 120k 0.1f 22f 4 25v 4.7f intv cc * pull-up resistor and zener are optional + + video techclip click and learn
ltm4620 2 4620f pin configuration absolute maximum ratings v in (note 8) ............................................... C0.3v to 18v v sw1 , v sw2 ................................................... C1v to 18v pgood1, pgood2, run1, run2, intv cc , extv cc ........................................... C0.3v to 6v mode_pllin, f set , track1, track2, diffout, phasmd ................................ C0.3v to intv cc v out1 , v out2 , v outs1 , v outs2 ...................... C0.3v to 6v diffp, diffn .......................................... C0.3v to intv cc comp1, comp2, v fb1 , v fb2 (note 6) ....... C0.3v to 2.7v intv cc peak output current ................................ 100ma internal operating temperature range (note 2) ............................................. C40c to 125c storage temperature range ................... C55c to 125c peak package body temperature .......................... 250c (note 1) lga package 144-lead (15mm 15mm 4.41mm) top view temp clkout sw1 phasmd extv cc 1 2 3 4 5 6 7 8 10 9 11 12 l k j h g f e d c b m a sw2 pgood1 pgood2 run2 track2 intv cc v outs2 diffp diffout diffn run1 track1 mode_pllin v fb1 v outs1 f set sgnd comp1 comp2 sgnd v fb2 v in v out2 gnd gnd v out1 sgnd gnd t jmax = 125c, ja = 7c/w, jcbottom = 1.5c/w, jctop = 3.7c/w, jb + ba ? 7c/w values defined per jesd 51-12 lead free finish tray part marking* package description temperature range ltm4620ev#pbf ltm4620ev#pbf ltm4620v 144-lead (15mm 15mm 4.41mm) lga C40c to 125c ltm4620iv#pbf ltm4620iv#pbf ltm4620v 144-lead (15mm 15mm 4.41mm) lga C40c to 125c consult ltc marketing for parts specifed with wider operating temperature ranges. *the temperature grade is identifed by a label on the shipping container. for more information on lead free part marking, go to: http://www.linear.com/leadfree/ this product is only offered in trays. for more information go to: http://www.linear.com/packaging/ order information symbol parameter conditions min typ max units v in input dc voltage l 4.5 16 v v out output voltage (note 8) l 0.6 2.5 v v out1(dc) , v out2(dc) output voltage, total variation with line and load c in = 22f 3, c out = 100f 1 ceramic, 470f poscap, v out = 1.5v l 1.477 1.5 1.523 v input specifcations v run1 , v run2 run pin on/off threshold run rising 1.1 1.25 1.40 v v run1hys , v run2hys run pin on hysteresis 150 mv electrical characteristics the l denotes the specifcations which apply over the specifed internal operating temperature range (note 2). specifed as each individual output channel. t a = 25c, v in = 12v and v run1 , v run2 at 5v unless otherwise noted. per the typical application in figure 23.
ltm4620 3 4620f electrical characteristics the l denotes the specifcations which apply over the specifed internal operating temperature range (note 2). specifed as each individual output channel. t a = 25c, v in = 12v and v run1 , v run2 at 5v unless otherwise noted. per the typical application in figure 23. symbol parameter conditions min typ max units i inrush(vin) input inrush current at start-up i out = 0a, c in = 22f 3, c ss = 0.01f, c out = 100f 3, v out1 = 1.5v, v out2 = 1.5v, v in = 12v 1 a i q(vin) input supply bias current v in = 12v, v out = 1.5v, burst mode operation v in = 12v, v out = 1.5v, pulse-skipping mode v in = 12v, v out = 1.5v, switching continuous shutdown, run = 0, v in = 12v 5 15 65 50 ma ma ma a i s(vin) input supply current v in = 5v, v out = 1.5v, i out = 13a v in = 12v, v out = 1.5v, i out = 13a 4.6 1.853 a a output specifcations i out1(dc) , i out2(dc) output continuous current range v in = 12v, v out = 1.5v (notes 7, 8) 0 13 a v out1(line) /v out1 v out2(line) /v out2 line regulation accuracy v out = 1.5v, v in from 4.5v to 16v i out = 0a for each output, l 0.01 0.025 %/v v out1 /v out1 v out2 /v out2 load regulation accuracy for each output, v out = 1.5v, 0a to 13a v in = 12v (note 7) l 0.5 0.75 % v out1(ac) , v out2(ac) output ripple voltage for each output, i out = 0a, c out = 100f 3/ x7r/ceramic, 470f poscap, v in = 12v, v out = 1.5v, frequency = 400khz 15 mv p-p f s (each channel) output ripple voltage frequency v in = 12v, v out = 1.5v, f set = 1.25v (note 4) 500 khz f sync (each channel) sync capture range 400 780 khz v outstart (each channel) turn-on overshoot c out = 100f/x5r/ceramic, 470f poscap, v out = 1.5v, i out = 0a v in = 12v 10 mv t start (each channel) turn-on time c out = 100f/x5r/ceramic, 470f poscap, no load, track/ss with 0.01f to gnd, v in = 12v 5 ms v out(ls) (each channel) peak deviation for dynamic load load: 0% to 50% to 0% of full load c out = 22f 3/x5r/ceramic, 470f poscap v in = 12v, v out = 1.5v 30 mv t settle (each channel) settling time for dynamic load step load: 0% to 50% to 0% of full load, v in = 12v, c out = 100f, 470f poscap 20 s i out(pk) (each channel) output current limit v in = 12v, v out = 1.5v 20 a control section v fb1 , v fb2 voltage at v fb pins i out = 0a, v out = 1.5v l 0.592 0.600 0.606 v i fb1 , i fb2 (note 6) C5 C20 na v ovl feedback overvoltage lockout l 0.64 0.66 0.68 v track1 (i), track2 (i) track pin soft-start pull-up current track1 (i),track2 (i) start at 0v 1 1.25 1.5 a uvlo undervoltage lockout v in falling v in rising 3.3 3.9 v v uvlo hysteresis 0.6 v t on(min) minimum on-time (note 6) 90 ns r fbhi1 , r fbhi2 resistor between v outs1 , v outs2 and v fb1 , v fb2 pins for each output 60.05 60.4 60.75 k? v pgood1 , v pgood2 low pgood voltage low i pgood = 2ma 0.1 0.3 v i pgood pgood leakage current v pgood = 5v 5 a
ltm4620 4 4620f electrical characteristics the l denotes the specifcations which apply over the specifed internal operating temperature range (note 2). specifed as each individual output channel. t a = 25c, v in = 12v and vrun1, vrun2 at 5v unless otherwise noted. per the typical application in figure 23. symbol parameter conditions min typ max units v pgood pgood trip level v fb with respect to set output voltage v fb ramping negative v fb ramping positive C10 10 % % intv cc linear regulator v intvcc internal v cc voltage 6v < v in < 16v 4.8 5 5.2 v v intvcc load regulation intv cc load regulation i cc = 0ma to 50ma 0.5 2 % v extvcc extv cc switchover voltage extv cc ramping positive 4.5 4.7 v v extvcc(drop) extv cc dropout i cc = 20ma, v extvcc = 5v 50 100 mv v extvcc(hyst) extv cc hysteresis 200 mv oscillator and phase-locked loop frequency nominal nominal frequency f set = 1.2v 450 500 550 khz frequency low lowest frequency f set = 0v (note 5) 210 250 290 khz frequency high highest frequency f set > 2.4v, up to intv cc 700 780 860 khz f set frequency set current 9 10 11 a r mode_pllin mode_pllin input resistance 250 k clkout phase (relative to v out1 ) phasmd = gnd phasmd = float phasmd = intv cc 60 90 120 deg deg deg clk high clk low clock high output voltage clock low output voltage 2 0.2 v v differential amplifer a v differential amplifer gain 1 v/v r in input resistance measured at diffp input 80 k? v os input offset voltage v diffp = v diffout = 1.5v, i diffout = 100a 3 mv psrr differential amplifer power supply rejection ratio 5v < v in < 16v 90 db i cl maximum output current 2 ma v out(max) maximum output voltage i diffout = 300a intv cc C 1.4 v gbw gain bandwidth product 3 mhz v temp temp diode diode connected pnp i = 100a 0.6 v tc temperature coeffcient C2.2 mv/c note 1: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime. note 2: the ltm4620 is tested under pulsed load conditions such that t j t a . the ltm4620e is guaranteed to meet specifcations from 0c to 125c internal temperature. specifcations over the C40c to 125c internal operating temperature range are assured by design, characterization and correlation with statistical process controls. the ltm4620i is guaranteed over the full C40c to 125c internal operating temperature range. note that the maximum ambient temperature consistent with these specifcations is determined by specifc operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors. note 3: two outputs are tested separately and the same testing condition is applied to each output. note 4: the switching frequency is programmable from 400khz to 750khz. note 5: ltm4620 device is designed to operate from 400khz to 750khz note 6: these parameters are tested at wafer sort. note 7: see output current derating curves for different v in , v out and t a . note 8: output current limitations. for 10v v in 16v, the 2.5v output current needs to be limited to 10a/channel, switching frequency = 750khz. derating curves apply. for 5v v in 9v, the 2.5v output current needs to be limited to 12a/channel, switching frequency = 750khz. derating curves apply. all other input and output combinations are 13a/channel with recommended switching frequency included in the effciency graphs. derating curves apply.
ltm4620 5 4620f typical performance characteristics dual phase single output load transient response single phase single output load transient response single phase single output load transient response single phase single output load transient response single phase single output load transient response single phase single output load transient response effciency vs output current, v in = 5v effciency vs output current, v in = 12v dual phase single output effciency vs output current, v in = 12v 50s/div v out 100mv/div i load 10a/div 4620 g04 12v in , 1.5v out at 26a/s load step c out = 4 470f, 4v poscap and 2 100f, 6.3v ceramic 50s/div v out 100mv/div i load 5a/div 4620 g05 12v in , 1v out at 13a/s load step c out = 2 470f, 4v poscap and 1 100f, 6.3v ceramic 50s/div v out 100mv/div i load 5a/div 4620 g06 12v in , 1.2v out at 13a/s load step c out = 2 470f, 4v poscap and 1 100f, 6.3v ceramic 50s/div v out 100mv/div i load 5a/div 4620 g07 12v in , 1.5v out at 13a/s load step c out = 2 470f, 4v poscap and 1 100f, 6.3v ceramic 50s/div v out 100mv/div i load 5a/div 4620 g08 12v in , 1.8v out at 13a/s load step c out = 2 470f, 4v poscap and 1 100f, 6.3v ceramic 50s/div v out 100mv/div i load 5a/div 4620 g09 12v in , 2.5v out at 13a/s load step c out = 2 470f, 4v poscap and 1 100f, 6.3v ceramic output current (a) 0 efficiency (%) 90 70 75 80 85 100 95 65 60 8 4620 g01 13 5 6 7 12 9 10 11 1 2 3 4 1v out , f = 400khz 1.2v out , f = 500khz 1.5v out , f = 550khz 1.8v out , f = 600khz 2.5v out , f = 750khz output current (a) 0 efficiency (%) 90 70 75 80 85 95 65 60 8 4620 g02 13 5 6 7 12 9 10 11 1 2 3 4 1v out , f = 400khz 1.2v out , f = 500khz 1.5v out , f = 550khz 1.8v out , f = 600khz 2.5v out , f = 750khz output current (a) 0 efficiency (%) 90 70 75 80 85 95 65 60 16 4620 g03 26 10 12 14 24 18 20 22 2 4 6 8 1v out , f = 400khz 1.2v out , f = 500khz 1.5v out , f = 550khz 1.8v out , f = 600khz 2.5v out , f = 750khz
ltm4620 6 4620f typical performance characteristics current limit and current foldback load regulation vs current short-circuit protection short-circuit protection single phase single output start-up single phase single output start-up output current (a) 0 output voltage (v) 1.6 0.8 1.0 1.2 1.4 1.8 0.6 0.4 0.2 0 4620 g12 25 10 15 20 5 v in = 12v v out = 1.5v output current (a) 0 load regulation (mv) 0.8 1.0 0.6 0.4 0.2 0 4620 g13 15 10 5 v in = 12v v out = 1.5v 50s/div v out 500mv/div i in 2a/div 4620 g14 v in = 12v v out = 1.5v i out = no load 50s/div v out 500mv/div i in 2a/div 4620 g15 v in = 12v v out = 1.5v i out = 13a 2ms/div v out 0.5v/div i out 1a/div 4620 g10 12v in , 1.5v out at no load c out = 2 470f, 4v sanyo poscap, 1 100f, 6.3v ceramic soft-start capacitor = 0.01f use run pin to control start-up 2ms/div v out 0.5v/div i out 5a/div 4620 g11 12v in , 1.5v out at 10a load c out = 2 470f, 4v sanyo poscap, 1 100f, 6.3v x5r ceramic soft-start capacitor = 0.01f use run pin to control start-up
ltm4620 7 4620f pin functions v out1 (a1-a5, b1-b5, c1-c4): power output pins. apply output load between these pins and gnd pins. recommend placing output decoupling capacitance directly between these pins and gnd pins. review table 4. see note 8 in the electrical characteristics section for output current guideline. gnd (a6-a7, b6-b7, d1-d4, d9-d12, e1-e4, e10-e12, f1-f3, f10-f12, g1, g3, g10, g12, h1-h7, h9-h12, j1, j5, j8, j12, k1, k5-k8, k12, l1, l12, m1 , m12): power ground pins for both input and output returns. v out2 (a8-a12, b8-b12, c9-c12): power output pins. apply output load between these pins and gnd pins. recommend placing output decoupling capacitance di- rectly between these pins and gnd pins. review table 4. see note 8 in the electrical characteristics section for output current guideline. v outs1 , v outs2 (c5, c8): this pin is connected to the top of the internal top feedback resistor for each output. the pin can be directly connected to its specifc output, or connected to diffout when the remote sense amplifer is used. in paralleling modules, one of the v outs pins is connected to the diffout pin in remote sensing or directly to v out with no remote sensing. it is very important to connect these pins to either the diffout or v out since this is the feedback path, and cannot be left open. see the applications information section. f set (c6): frequency set pin. a 10a current is sourced from this pin. a resistor from this pin to ground sets a voltage that in turn programs the operating frequency. alternatively, this pin can be driven with a dc voltage that can set the operating frequency. see the applications information section. sgnd (c7, d6, g6-g7, f6-f7): signal ground pin. return ground path for all analog and low power circuitry. tie a single connection to the output capacitor gnd in the ap- plication. see layout guidelines in figure 22. v fb1 , v fb2 (d5, d7): the negative input of the error amplifer for each channel. internally, this pin is con - nected to v outs1 or v outs2 with a 60.4k? precision resistor. different output voltages can be programmed with an additional resistor between v fb and gnd pins. in polyphase ? operation, tying the v fb pins together allows for parallel operation. see the applications information section for details. track1, track2 (e5, d8): output voltage tracking pin and soft-start inputs. each channel has a 1.3a pull-up current source. when one channel is confgured to be master of the two channels, then a capacitor from this pin to ground will set a soft-start ramp rate. the remaining channel can be set up as the slave, and have the masters output applied through a voltage divider to the slave out - puts track pin. this voltage divider is equal to the slave outputs feedback divider for coincidental tracking. see the applications information section. comp1, comp2 (e6, e7): current control threshold and error amplifer compensation point for each channel. the current comparator threshold increases with this control voltage. tie the comp pins together for parallel operation. the device is internal compensated. diffp (e8): positive input of the remote sense amplifer. this pin is connected to the remote sense point of the output voltage. see the applications information section. diffn (e9): negative input of the remote sense amplifer. this pin is connected to the remote sense point of the output gnd. see the applications information section. mode_pllin (f4): force continuous mode, burst mode operation, or pulse-skipping mode selection pin and external synchronization input to phase detector pin. connect this pin to sgnd to force both channels into force continuous mode of operation. connect to intv cc to enable pulse-skipping mode of operation. leaving the pin foating will enable burst mode operation. a clock on the pin will force both channels into continuous mode of operation and synchronized to the external clock applied to this pin. heat sink (top exposed metal): the top exposed metal is at ground potential. (recommended to use test points to monitor signal pin connections.)
ltm4620 8 4620f pin functions run1, run2 (f5, f9): run control pin. a voltage above 1.25v will turn on each channel in the module. a voltage below 1.25v on the run pin will turn off the related chan- nel. each run pin has a 1a pull-up current, once the run pin reaches 1.2v an additional 4.5a pull-up current is added to this pin. diffout (f8): internal remote sense amplifer output. connect this pin to v outs1 or v outs2 depending on which output is using remote sense. in parallel operation con - nect one of the v outs pin to diffout for remote sensing. sw1, sw2 (g2, g11): switching node of each channel that is used for testing purposes. also an r-c snubber network can be applied to reduce or eliminate switch node ringing, or otherwise leave foating. see the applications information section. phasmd (g4): connect this pin to sgnd, intv cc , or foat- ing this pin to select the phase of clkout to 60 degrees, 120 degrees, and 90 degrees respectively. clkout (g5): clock output with phase control using the phasmd pin to enable multiphase operation between devices. see the applications information section. pgood1, pgood2 (g9, g8): output voltage power good indicator. open drain logic output that is pulled to ground when the output voltage is not within 10% of the regulation point. intv cc (h8): internal 5v regulator output. the control circuits and internal gate drivers are powered from this voltage. decouple this pin to pgnd with a 4.7f low esr tantalum or ceramic. intv cc is activated when either run1 or run2 is activated. temp (j6): onboard temperature diode for monitoring the vbe junction voltage change with temperature. see the applications information section. extv cc (j7): external power input that is enabled through a switch to intv cc whenever extv cc is greater than 4.7v. do not exceed 6v on this input, and connect this pin to v in when operating v in on 5v. an effciency increase will occur that is a function of the (v in C intv cc ) multiplied by power mosfet driver current. typical current requirement is 30ma. v in must be applied before extv cc , and extv cc must be removed before v in . v in (m2-m11, l2-l11, j2-j4, j9-j11, k2-k4, k9-k11): power input pins. apply input voltage between these pins and gnd pins. recommend placing input decoupling capacitance directly between v in pins and gnd pins. top heat sink: top heat sink is at ground potential. (recommended to use test points to monitor signal pin connections.)
ltm4620 9 4620f simplified block diagram decoupling requirements symbol parameter conditions min typ max units c in1, c in2 c in3, c in4 external input capacitor requirement (v in = 4.5v to 16v, v out1 = 1.5v) (v in = 4.5v to 16v, v out2 = 1.2v) i out1 = 13a i out2 = 13a (note 8) 22 22 f f c out1 c out2 external output capacitor requirement (v in = 4.5v to 16v, v out1 = 1.5v) (v in = 4.5v to 16v, v out2 = 1.2v) i out1 = 13a i out2 = 13a (note 8) 300 300 f f t a = 25c. use figure 1 confguration. figure 1. simplifed ltm4620 block diagram 4620 bd temp clkout run1 mode_pllin phasmd track1 = 100a 4.7f ss cap 1f c in1 22f 25v v in v in c in2 22f 25v r fb2 60.4k mtop1 mbot1 power control 2.2f 0.33h 60.4k c out1 r fb1 40.2k + v out1 1.5v/13a v out2 1.2v/13a v fb1 gnd gnd gnd gnd sw2 sw1 pgood2 pgood1 internal comp internal comp internal filter 1f c in3 22f 25v mtop2 mbot2 c in4 22f 25v 2.2f 0.33h c out2 + + ? 60.4k v out1 v out2 v fb2 v outs2 v outs1 r fset 121k v in r t v in r t ss cap diffout diffn diffp comp1 sgnd track2 intv cc extv cc run2 comp2 f set sgnd
ltm4620 10 4620f operation power module description the ltm4620 is a dual-output standalone nonisolated switching mode dc/dc power supply. it can provide two 13a outputs with few external input and output capacitors and setup components. this module provides precisely regulated output voltages programmable via external resistors from 0.6v dc to 2.5v dc over 4.5v to 16v input voltages. the typical application schematic is shown in figure 23. see note 8 in the electrical characteristics section for output current guideline. the ltm4620 has dual integrated constant-frequency cur - rent mode regulators and built-in power mosfet devices with fast switching speed. the typical switching frequency is 500khz. for switching-noise sensitive applications, it can be externally synchronized from 400khz to 780khz. a resistor can be used to program a free run frequency on the f set pin. see the applications information section. with current mode control and internal feedback loop compensation, the ltm4620 module has suffcient stabil - ity margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors. current mode control provides cycle-by-cycle fast current limit and foldback current limit in an overcurrent condition. internal overvoltage and undervoltage comparators pull the open-drain pgood outputs low if the output feedback voltage exits a 10% window around the regulation point. as the output voltage exceeds 10% above regulation, the bottom mosfet will turn on to clamp the output voltage. the top mosfet will be turned off. this overvoltage protect is feedback voltage referred. pulling the run pins below 1.1v forces the regulators into a shutdown state, by turning off both mosfets. the track pins are used for programming the output voltage ramp and voltage tracking during start-up or used for soft-starting the regulator. see the applications information section. the ltm4620 is internally compensated to be stable over all operating conditions. table 4 provides a guide line for input and output capacitances for several operating con - ditions. the ltpowercad? will be provided for transient and stability analysis. the v fb pin is used to program the output voltage with a single external resistor to ground. a differential remote sense amplifer is available for sens- ing the output voltage accurately on one of the outputs at the load point, or in parallel operation sensing the output voltage at the load point. multiphase operation can be easily employed with the mode_pllin, phasmd, and clkout pins. up to 12 phases can be cascaded to run simultaneously with re- spect to each other by programming the phasmd pin to different levels. see the applications information section. high effciency at light loads can be accomplished with selectable burst mode operation or pulse-skipping opera- tion using the mode_pllin pin. these light load features will accommodate battery operation. effciency graphs are provided for light load operation in the typical performance characteristics section. see the applications information section for details. a temperature diode is included inside the module to moni- tor the temperature of the module. see the applications information section for details. the switching node pins are available for functional opera- tion monitoring and a resistor-capacitor snubber circuit can be careful placed on the switching node pin to ground to dampen any high frequency ringing on the transition edges. see the applications information section for details.
ltm4620 11 4620f the typical ltm4620 application circuit is shown in figure 23. external component selection is primarily determined by the maximum load current and output voltage. refer to table 4 for specifc external capacitor requirements for particular applications. v in to v out step-down ratios there are restrictions in the maximum v in and v out step- down ratio that can be achieved for a given input voltage. each output of the ltm4620 is capable of 98% duty cycle, but the v in to v out minimum dropout is still shown as a function of its load current and will limit output current capability related to high duty cycle on the top side switch. minimum on-time t on(min) is another consideration in operating at a specifed duty cycle while operating at a certain frequency due to the fact that t on(min) < d/f sw , where d is duty cycle and f sw is the switching frequency. t on(min) is specifed in the electrical parameters as 90ns. see note 8 in the electrical characteristics section for output current guideline. output voltage programming the pwm controller has an internal 0.6v reference voltage. as shown in the block diagram, a 60.4k? internal feedback resistor connects between the v outs1 to v fb1 and v outs2 to v fb2 . it is very important that these pins be connected to their respective outputs for proper feedback regulation. overvoltage can occur if these v outs1 and v outs2 pins are left foating when used as individual regulators, or at least one of them is used in paralleled regulators. the output voltage will default to 0.6v with no feedback resistor on either v fb1 or v fb2 . adding a resistor r fb from v fb pin to gnd programs the output voltage: v o u t = 0.6 v ? 60.4 k + r f b r f b table 1. v fb resistor table vs various output voltages v out 0.6v 1.0v 1.2v 1.5v 1.8v 2.5v r fb open 90.9k 60.4k 40.2k 30.2k 19.1k for parallel operation of multiple channels the same feed- back setting resistor can be used for the parallel design. this is done by connecting the v outs1 to the output as shown in figure 2, thus tying one of the internal 60.4k applications information resistors to the output. all of the v fb pins tie together with one programming resistor as shown in figure 2. in parallel operation, the v fb pins have an i fb current of 20na maximum each channel. to reduce output voltage error due to this current, an additional v outs pin can be tied to v out , and an additional r fb resistor can be used to lower the total thevenin equivalent resistance seen by this current. for example in figure 2, the total thevenin equivalent resistance of the v fb pin is (60.4k//r fb ), which is 30.2k where r fb is equal to 60.4k for a 1.2v output. four phases connected in parallel equates to a worse case feedback current of 4 ? i fb = 80na maximum. the voltage error is 80na ? 30.2k = 2.4mv. if v outs2 is connected, as shown in figure 2, to v out , and another 60.4k resistor is connected from v fb2 to ground, then the voltage error is reduced to 1.2mv. if the voltage error is acceptable then no additional connec- tions are necessary. the onboard 60.4k resistor is 0.5% accurate and the v fb resistor can be chosen by the user to be as accurate as needed. all comp pins are tied together for current sharing between the phases. the track pins can be tied together and a single soft-start capacitor can be used to soft-start the regulator. the soft-start equa - tion will need to have the soft-start current parameter increased by the number of paralleled channels. see the output voltage tracking section. figure 2. 4-phase parallel confgurations 4620 f02 60.4k track1 track2 v out1 v outs1 v fb1 v fb2 comp1 4 paralleled outputs for 1.2v at 50a optional connection comp2 v outs2 v out2 60.4k 60.4k track1 track2 0.1f v out1 v outs1 v fb1 v fb2 comp1 comp2 v outs2 v out2 60.4k ltm4620 ltm4620 r fb 60.4k optional r fb 60.4k use to lower total equivalent resistance to lower i fb voltage error
ltm4620 12 4620f applications information input capacitors the ltm4620 module should be connected to a low ac- impedance dc source. for the regulator input four 22f input ceramic capacitors are used for rms ripple current. a 47f to 100f surface mount aluminum electrolytic bulk capacitor can be used for more input bulk capacitance. this bulk input capacitor is only needed if the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. if low impedance power planes are used, then this bulk capacitor is not needed. for a buck converter, the switching duty-cycle can be estimated as: d = v o u t v i n without considering the inductor current ripple, for each output, the rms current of the input capacitor can be estimated as: i c i n ( r m s ) = i o u t ( m a x ) % ? d ? 1 ? d ( ) in the above equation, % is the estimated effciency of the power module. the bulk capacitor can be a switcher- rated electrolytic aluminum capacitor, polymer capacitor. output capacitors the ltm4620 is designed for low output voltage ripple noise and good transient response. the bulk output capacitors defned as c out are chosen with low enough effective series resistance (esr) to meet the output volt - age ripple and transient requirements. c out can be a low esr tantalum capacitor, the low esr polymer capacitor or ceramic capacitor. the typical output capacitance range for each output is from 200f to 470f. additional output fltering may be required by the system designer, if further reduction of output ripples or dynamic transient spikes is required. table 4 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 7a/s transient. the table optimizes total equivalent esr and total bulk capacitance to optimize the transient performance. stability criteria are considered in the table 4 matrix, and ltpowercad will be provided for stability analysis. multiphase operation will reduce effective output ripple as a function of the num - ber of phases. application note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. ltpowercad can calculate the output ripple reduction as the number of implemented phases increases by n times. a small value 10? to 50? resistor can be placed in series from v out to the v outs pin to allow for a bode plot analyzer to inject a signal into the control loop and validate the regulator stability. the same resistor could be placed in series from v out to diffp and a bode plot analyzer could inject a signal into the control loop and validate the regulator stability.
ltm4620 13 4620f applications information burst mode operation the ltm4620 is capable of burst mode operation on each regulator in which the power mosfets operate intermit - tently based on load demand, thus saving quiescent cur - rent. for applications where maximizing the effciency at very light loads is a high priority, burst mode operation should be applied. burst mode operation is enabled with the mode_pllin pin foating. during this operation, the peak current of the inductor is set to approximately one third of the maximum peak current value in normal opera- tion even though the voltage at the comp pin indicates a lower value. the voltage at the comp pin drops when the inductors average current is greater than the load requirement. as the comp voltage drops below 0.5v, the burst comparator trips, causing the internal sleep line to go high and turn off both power mosfets. in sleep mode, the internal circuitry is partially turned off, reducing the quiescent current to about 450a for each output. the load current is now being supplied from the output capacitors. when the output voltage drops, caus- ing comp to rise above 0.5v, the internal sleep line goes low, and the ltm4620 resumes normal operation. the next oscillator cycle will turn on the top power mosfet and the switching cycle repeats. either regulator can be confgured for burst mode operation. pulse-skipping mode operation in applications where low output ripple and high eff - ciency at intermediate currents are desired, pulse-skipping mode should be used. pulse-skipping operation allows the ltm4620 to skip cycles at low output loads, thus increasing effciency by reducing switching loss. tying the mode_pllin pin to intv cc enables pulse-skipping operation. at light loads the internal current comparator may remain tripped for several cycles and force the top mosfet to stay off for several cycles, thus skipping cycles. the inductor current does not reverse in this mode. this mode will maintain higher effective frequencies thus lower output ripple and lower noise than burst mode operation. either regulator can be confgured for pulse-skipping mode. forced continuous operation in applications where fxed frequency operation is more critical than low current effciency, and where the lowest output ripple is desired, forced continuous operation should be used. forced continuous operation can be enabled by tying the mode_pllin pin to gnd. in this mode, induc - tor current is allowed to reverse during low output loads, the comp voltage is in control of the current comparator threshold throughout, and the top mosfet always turns on with each oscillator pulse. during start-up, forced continu - ous mode is disabled and inductor current is prevented from reversing until the ltm4620s output voltage is in regulation. either regulator can be confgured for forced continuous mode. multiphase operation for output loads that demand more than 13a of current, two outputs in ltm4620 or even multiple ltm4620s can be paralleled to run out of phase to provide more output current without increasing input and output voltage ripple. the mode_pllin pin allows the ltm4620 to synchronize to an external clock (between 400khz and 780khz) and the internal phase-locked loop allows the ltm4620 to lock onto an incoming clock phase as well. the clkout signal can be connected to the mode_pllin pin of the following stage to line up both the frequency and the phase of the entire system. tying the phasmd pin to intv cc , sgnd, or (foating) generates a phase difference (between mode_pllin and clkout) of 120 degrees, 60 degrees, or 90 degrees respectively. a total of 12 phases can be cascaded to run simultaneously with respect to each other by programming the phasmd pin of each ltm4620 chan - nel to different levels. figure 3 shows a 2-phase design, 4-phase design and a 6-phase design example for clock phasing with the phasmd table.
ltm4620 14 4620f a multiphase power supply signifcantly reduces the amount of ripple current in both the input and output ca- pacitors. the rms input ripple current is reduced by, and the effective ripple frequency is multiplied by, the number of phases used (assuming that the input voltage is greater than the number of phases used times the output voltage). the output ripple amplitude is also reduced by the number figure 3. examples of 2-phase, 4-phase, and 6-phase operation with phasmd table 4620 f03 v out2 180 phase 0 phase mode_pllin v out1 phasmd clkout 2-phase design 4-phase design 6-phase design 90 degree float v out2 180 phase 0 phase float mode_pllin v out1 phasmd clkout v out2 270 phase 90 phase float mode_pllin v out1 phasmd clkout 60 degree 60 degree v out2 180 phase 0 phase sgnd mode_pllin v out1 phasmd clkout v out2 240 phase 60 phase sgnd mode_pllin v out1 phasmd clkout v out2 300 phase 120 phase float mode_pllin v out1 phasmd clkout phasmd sgnd controller1 controller2 clkout float intv cc 0 0 0 180 180 240 60 90 120 applications information of phases used when all of the outputs are tied together to achieve a single high output current design. the ltm4620 device is an inherently current mode con - trolled device, so parallel modules will have very good current sharing. this will balance the thermals on the design. figure 26 shows an example of parallel operation and pin connection.
ltm4620 15 4620f applications information figure 4. input rms current ratios to dc load current as a function of duty cycle input rms ripple current cancellation application note 77 provides a detailed explanation of multiphase operation. the input rms ripple current cancel- lation mathematical derivations are presented, and a graph is displayed representing the rms ripple current reduction as a function of the number of interleaved phases. figure 4 shows this graph. frequency selection and phase-locked loop (mode_pllin and f set pins) the ltm4620 device is operated over a range of frequencies to improve power conversion effciency. it is recommended to operate the lower output voltages or lower duty cycle conversions at lower frequencies to improve effciency by lowering power mosfet switching losses. higher output voltages or higher duty cycle conversions can be operated at higher frequencies to limit inductor ripple current. the effciency graphs will show an operating frequency chosen for that condition. duty cycle (v o ut / v in ) 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.60 0.55 0.50 0.45 0.40 0.35 0.30 0.25 0.20 0.15 0.10 0.05 0 4620 f04 rms input ripple current dc load current 6-phase 4-phase 3-phase 2-phase 1-phase
ltm4620 16 4620f applications information figure 5. operating frequency vs f set pin voltage the ltm4620 switching frequency can be set with an external resistor from the f set pin to sgnd. an accurate 10a current source into the resistor will set a voltage that programs the frequency or a dc voltage can be ap- plied. figure 5 shows a graph of frequency setting verses programming voltage. an external clock can be applied to the mode_pllin pin from 0v to intv cc over a frequency range of 400khz to 780khz. the clock input high thresh- old is 1.6v and the clock input low threshold is 1v. the ltm4620 has the pll loop flter components on board. the frequency setting resistor should always be present to set the initial switching frequency before locking to an external clock. both regulators will operate in continuous mode while being externally clocked. the output of the pll phase detector has a pair of comple - mentary current sources that charge and discharge the internal flter network. when the external clock is applied, the f set frequency resistor is disconnected with an internal switch, and the current sources control the frequency adjustment to lock to the incoming external clock. when no external clock is applied, then the internal switch is on, thus connecting the external f set frequency set resistor for free run operation. minimum on-time minimum on-time t on is the smallest time duration that the ltm4620 is capable of turning on the top mosfet on either channel. it is determined by internal timing delays, and the gate charge required to turn on the top mosfet. low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that: v o u t v i n ? f r eq > t o n ( m i n ) if the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. the output voltage will continue to be regulated, but the output ripple will increase. the on-time can be increased by lowering the switching frequency. a good rule of thumb is to keep on-time longer than 110ns. output voltage tracking output voltage tracking can be programmed externally using the track pins. the output can be tracked up and down with another regulator. the master regulators output is divided down with an external resistor divider that is the same as the slave regulators feedback divider to implement coincident tracking. the ltm4620 uses an accurate 60.4k resistor internally for the top feedback resistor for each channel. figure 6 shows an example of coincident tracking. s la v e = 1 + 60.4 k r t a ? ? ? ? ? ? ? v t r a c k v track is the track ramp applied to the slaves track pin. v track has a control range of 0v to 0.6v, or the internal reference voltage. when the masters output is divided down with the same resistor values used to set the slaves output, then the slave will coincident track with the master until it reaches its fnal value. the master will continue to its fnal value from the slaves regulation point. voltage tracking is disabled when v track is more than 0.6v. r ta in figure 6 will be equal to the r fb for coincident tracking. figure 7 shows the coincident tracking waveforms. f set pin voltage (v) 0 frequency (khz) 900 800 600 400 100 200 700 500 300 0 2 4620 f05 2.5 1 1.5 0.5
ltm4620 17 4620f applications information figure 7. output coincident tracking waveform figure 6. example of output tracking application circuit time master output slave output output voltage 4620 f07 4620 f06 ltm4620 v in temp run1 run2 track1 track2 f set c8 470f 6.3v r fb 60.4k r2 10k c6 100f 6.3v phasmd v out1 v outs1 sw1 v fb1 v fb2 comp1 comp2 v outs2 v out2 sw2 pgood2 mode_pllin clkout intv cc extv cc pgood1 pgood intv cc sgnd gnd 1.5v master ramp time t softstart = (c ss /1.3a) ? 0.6v * pull-up resistor and zener are optional. diffp diffn diffout 40.2k pgood slave v out2 1.2v at 13a v out1 1.5v at 13a c7 470f 6.3v c5 100f 6.3v r4 121k r tb 60.4k r1* 10k d1* 5.1v zener 7v to 16v intermediate bus r6 10k c ss 0.1f c1 22f 25v r ta 60.4k c2 22f 25v c3 22f 25v c4 22f 25v c10 4.7f r9 10k intv cc
ltm4620 18 4620f applications information the track pin can be controlled by a capacitor placed on the regulator track pin to ground. a 1.3a current source will charge the track pin up to the reference voltage and then proceed up to intv cc . after the 0.6v ramp, the track pin will no longer be in control, and the internal voltage reference will control output regulation from the feedback divider. foldback current limit is disabled during this sequence of turn-on during tracking or soft-starting. the track pins are pulled low when the run pin is below 1.2v. the total soft-start time can be calculated as: t s o f t - s t a r t = c s s 1.3 a ? ? ? ? ? ? ? 0.6 v regardless of the mode selected by the mode_pllin pin, the regulator channels will always start in pulse-skipping mode up to track = 0.5v. between track = 0.5v and 0.54v, it will operate in forced continuous mode and revert to the selected mode once track > 0.54v. in order to track with another channel once in steady state operation, the ltm4620 is forced into continuous mode operation as soon as v fb is below 0.54v regardless of the setting on the mode_pllin pin. ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the mas - ters track pin. as mentioned above, the track pin has a control range from 0 to 0.6v. the masters track pin slew rate is directly equal to the masters output slew rate in volts/time. the equation: m r s r ? 60.4 k = r t b where mr is the masters output slew rate and sr is the slaves output slew rate in volts/time. when coincident tracking is desired, then mr and sr are equal, thus r tb is equal the 60.4k. r ta is derived from equation: r t a = 0.6 v v f b 60.4 k + v f b r f b ? v t r a c k r t b where v fb is the feedback voltage reference of the regula- tor, and v track is 0.6v. since r tb is equal to the 60.4k top feedback resistor of the slave regulator in equal slew rate or coincident tracking, then r ta is equal to r fb with v fb = v track . therefore r tb = 60.4k, and r ta = 60.4k in figure 6. in ratiometric tracking, a different slew rate maybe desired for the slave regulator. r tb can be solved for when sr is slower than mr. make sure that the slave supply slew rate is chosen to be fast enough so that the slave output voltage will reach it fnal value before the master output. for example, mr = 1.5v/1ms, and sr = 1.2v/1ms. then r tb = 76.8k. solve for r ta to equal to 49.9k. each of the track pins will have the 1.3a current source on when a resistive divider is used to implement tracking on that specifc channel. this will impose an offset on the track pin input. smaller values resistors with the same ratios as the resistor values calculated from the above equation can be used. for example, where the 60.4k is used then a 6.04k can be used to reduce the track pin offset to a negligible value. power good the pgood pins are open drain pins that can be used to monitor valid output voltage regulation. this pin monitors a 10% window around the regulation point. a resistor can be pulled up to a particular supply voltage no greater than 6v maximum for monitoring. stability compensation the module has already been internally compensated for all output voltages. table 4 is provided for most applica - tion requirements. ltpowercad will be provided for other control loop optimization. run enable the run pins have an enable threshold of 1.4v maximum, typically 1.25v with 150mv of hysteresis. they control the turn on each of the channels and intv cc . these pins can be pulled up to v in for 5v operation, or a 5v zener diode can be placed on the pins and a 10k to 100k resistor can be placed up to higher than 5v input for enabling the channels. the run pins can also be used for output voltage sequencing. in parallel operation the run pins can be tie together and
ltm4620 19 4620f applications information controlled from a single control. see the typical applica - tion circuits in figure 23. intv cc and extv cc the ltm4620 module has an internal 5v low dropout regulator that is derived from the input voltage. this regu- lator is used to power the control circuitry and the power mosfet drivers. this regulator can source up to 70ma, and typically uses ~30ma for powering the device at the maximum frequency. this internal 5v supply is enabled by either run1 or run2. extv cc allows an external 5v supply to power the ltm4620 and reduce power dissipation from the internal low dropout 5v regulator. the power loss savings can be calculated by: (v in C 5v) ? 30ma = ploss extv cc has a threshold of 4.7v for activation, and a maximum rating of 6v. when using a 5v input, connect this 5v input to extv cc also to maintain a 5v gate drive level. extv cc must sequence on after v in , and extv cc must sequence off before v in . differential remote sense amplifer an accurate differential remote sense amplifer is provided to sense low output voltages accurately at the remote load points. this is especially true for high current loads. the amplifer can be used on one of the two channels, or on a single parallel output. it is very important that the diffp and diffn are connected properly at the output, and diffout is connected to either v outs1 or v outs2 . in parallel operation, the diffp and diffn are connected properly at the output, and diffout is connected to one of the v outs pins. review the parallel schematics in figure 24 and review figure 2. sw pins the sw pins are generally for testing purposes by moni- toring these pins. these pins can also be used to dampen out switch node ringing caused by lc parasitic in the switched current paths. usually a series r-c combina- tion is used called a snubber circuit. the resistor will dampen the resonance and the capacitor is chosen to only affect the high frequency ringing across the resistor. if the stray inductance or capacitance can be measured or approximated then a somewhat analytical technique can be used to select the snubber values. the inductance is usually easier to predict. it combines the power path board inductance in combination with the mosfet interconnect bond wire inductance. first the sw pin can be monitored with a wide bandwidth scope with a high frequency scope probe. the ring fre- quency can be measured for its value. the impedance z can be calculated: z (l) = 2fl, where f is the resonant frequency of the ring, and l is the total parasitic inductance in the switch path. if a resistor is selected that is equal to z, then the ringing should be dampened. the snubber capacitor value is chosen so that its impedance is equal to the resistor at the ring frequency. calculated by: z ( c ) = 1/(2fc). these values are a good place to start with. modifcation to these components should be made to attenuate the ringing with the least amount of power loss. temperature monitoring measuring the absolute temperature of a diode is pos- sible due to the relationship between current, voltage and temperature described by the classic diode equation: i d = i s ? e v d ? v t ? ? ? ? ? ? or v d = ? v t ? l n i d i s where i d is the diode current, v d is the diode voltage, is the ideality factor (typically close to 1.0) and i s (satura- tion current) is a process dependent parameter. v t can be broken out to: v t = k ? t q where t is the diode junction temperature in kelvin, q is the electron charge and k is boltzmanns constant. v t is approximately 26mv at room temperature (298k) and scales linearly with kelvin temperature. it is this linear
ltm4620 20 4620f applications information temperature relationship that makes diodes suitable temperature sensors. the i s term in the equation above is the extrapolated current through a diode junction when the diode has zero volts across the terminals. the i s term varies from process to process, varies with temperature, and by defnition must always be less than i d . combining all of the constants into one term: k d = ? k q where k d = 8.62 ? 10 ?5 , and knowing ln(i d /i s ) is always positive because i d is always greater than i s , leaves us with the equation that: v d = t ( k elv i n ) ? k d ? l n i d i s where v d appears to increase with temperature. it is com- mon knowledge that a silicon diode biased with a current source has an approximately C2mv/c temperature rela - tionship (figure 8), which is at odds with the equation. in fact, the i s term increases with temperature, reducing the ln(i d /i s ) absolute value yielding an approximately C2mv/c composite diode voltage slope. figure 8. diode voltage v d vs temperature t(c) for different bias currents to obtain a linear voltage proportional to temperature we cancel the i s variable in the natural logarithm term to remove the i s dependency from the following equation. this is accomplished by measuring the diode voltage at two currents i 1 , and i 2 , where i 1 = 10???i 2 ), subtracting we get: ? v d = t ( k elv i n ) ? k d ? l n i 1 i s ? t ( k elv i n ) ? k d ? l n i 2 i s combining like terms, then simplifying the natural log terms yields: ? v d = t ( k elv i n ) ? k d ? l n( 10 ) and redefning constant k d = k d ? ln(10) = 198v/k yields ? v d = k ' d ? t ( k elv i n ) solving for temperature: t ( k elv i n ) = ? v d k ' d , t ( k elv i n ) = [ c ] + 273.15 , [ c ] = t ( k elv i n ) ? 273.15 means that is we take the difference in voltage across the diode measured at two currents with a ratio of 10, the resulting voltage is 198v per kelvin of the junction with a zero intercept at 0 kelvin. the diode connected pnp transistor can be pulled up to v in with a resistor to set the current to 100a for using this diode connected transistor as a general temperature monitor by monitoring the diode voltage drop with tem - perature, or a specifc temperature monitor can be used that injects two currents that are at a 10:1 ratio for very accurate temperature monitoring. see figure 24 for an example. 4620 f08 temperature (c) ?173 ?73 27 127 diode voltage (v) 0.4 0.6 0.8 1.0 ? v d i d = 100a i d = 10a
ltm4620 21 4620f thermal considerations and output current derating the thermal resistances reported in the pin confgura- tion section of the data sheet are consistent with those parameters defned by jesd 51-12 and are intended for use with fnite element analysis (fea) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation per - formed on a module package mounted to a hardware test board defned by jesd 51-9 (test boards for area array surface mount package thermal measurements). the motivation for providing these thermal coeffcients is found in jesd 51-12 (guidelines for reporting and using electronic package thermal information). many designers may opt to use laboratory equipment and a test vehicle such as the demo board to anticipate the module regulators thermal performance in their ap - plication at various electrical and environmental operating conditions to compliment any fea activities. without fea software, the thermal resistances reported in the pin con- fguration section are in-and-of themselves not relevant to providing guidance of thermal performance; instead, the derating curves provided in the data sheet can be used in a manner that yields insight and guidance pertaining to ones application-usage, and can be adapted to correlate thermal performance to ones own application. the pin confguration section gives four thermal coeff- cients explicitly defned in jesd 51-12; these coeffcients are quoted or paraphrased below: 1. ja , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclo- sure. this environment is sometimes referred to as still air although natural convection causes the air to move. this value is determined with the part mounted to a jesd 51-9 defned test board, which does not refect an actual application or viable operating condition. applications information 2. jcbottom , the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation fowing through the bottom of the package. in the typical module, the bulk of the heat fows out the bottom of the package, but there is always heat fow out into the ambient environ- ment. as a result, this thermal resistance value may be useful for comparing packages but the test conditions dont generally match the users application. 3. jctop , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation fowing through the top of the package. as the electrical connections of the typical module are on the bottom of the package, it is rare for an application to operate such that most of the heat fows from the junction to the top of the part. as in the case of jcbottom , this value may be useful for comparing packages but the test conditions dont generally match the users application. 4. jb , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat fows through the bottom of the module and into the board, and is really the sum of the jcbottom and the thermal resistance of the bottom of the part through the solder joints and through a por - tion of the board. the board temperature is measured a specifed distance from the package, using a two sided, two layer board. this board is described in jesd 51-9.
ltm4620 22 4620f a graphical representation of the aforementioned ther - mal resistances is given in figure 9; blue resistances are contained within the module regulator, whereas green resistances are external to the module package. as a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defned by jesd 51-12 or provided in the pin confguration section replicates or conveys normal operating conditions of a module regulator. for example, in normal board-mounted applications, never does 100% of the devices total power loss (heat) thermally conduct exclusively through the top or exclusively through bot- tom of the module packageas the standard defnes for jctop and jcbottom , respectively. in practice, power loss is thermally dissipated in both directions away from the packagegranted, in the absence of a heat sink and airfow, a majority of the heat fow is into the board. within the ltm4620, be aware there are multiple power devices and components dissipating power, with a con - sequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. to reconcile this complication without sacrifcing modeling simplicity but also, not ignoring practical realitiesan approach has been taken using fea software modeling along with laboratory testing in a controlled-environment chamber to reasonably defne and correlate the thermal resistance values supplied in this data sheet: (1) initially, fea software is used to accurately build the mechanical geometry of the ltm4620 and the specifed pcb with all of the cor - rect material coeffcients along with accurate power loss source defnitions; (2) this model simulates a software- defned jedec environment consistent with jesd 51-12 to predict power loss heat fow and temperature readings at different interfaces that enable the calculation of the jedec-defned thermal resistance values; (3) the model and fea software is used to evaluate the ltm4620 with heat sink and airfow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled-environment chamber while operating the device at the same power loss as that which was simulated. an outcome of this process and due diligence yields a set of derating curves provided in other sections of this data sheet. after these laboratory tests have been performed, then the jb and ba are summed together to correlate quite well with the ltm4620 model with no airfow or heat sinking in a properly defne chamber. this jb + ba value is shown in the pin confguration section and should accurately equal the ja value because approximately 100% of power loss fows from the junction through the board into ambient with no airfow or top mounted heat sink. each system has its own thermal characteristics, therefore thermal analysis must be performed by the user in a particular system. applications information figure 9. graphical representation of jesd51-12 thermal coeffcients 4620 f10 module device junction-to-case (top) resistance junction-to-board resistance junction-to-ambient resistance (jesd 51-9 defined board) case (top)-to-ambient resistance board-to-ambient resistance junction-to-case (bottom) resistance junction ambient case (bottom)-to-board resistance
ltm4620 23 4620f the ltm4620 has been designed to effectively remove heat from both the top and bottom of the package. the bottom substrate material has very low thermal resistance to the printed circuit board and the exposed top metal is thermally connected to the power devices and the power inductors. an external heat sink can be applied to the top of the device for excellent heat sinking with airfow. basically all power dissipating devices are mounted directly to the substrate and the top exposed metal. this provides two low thermal resistance paths to remove heat. figure 10 shows a modeled temperature plot of the ltm4620 with bga heat sink and 200lfm airfow with 4.7w of internal dissipation. figure 11 shows a modeled temperature plot of the ltm4620 with no heat sink and 200lfm airfow with 4.7w of internal dissipation. these plots equate to a paralleled 1.2v at 26a design operating at 86% effciency. safety considerations the ltm4620 modules do not provide isolation from v in to v out . there is no internal fuse. if required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure. the fuse or circuit breaker should be selected to limit the current to the regulator during overvoltage in case of an internal top mosfet fault. if the internal top mosfet fails, then turning it off will not resolve the overvoltage, thus the internal bottom mosfet will turn on indefnitely trying to protect the load. under this fault condition, the input voltage will source very large currents to ground through the failed internal top mosfet and enabled internal bot- tom mosfet. this can cause excessive heat and board damage depending on how much power the input voltage can deliver to this system. a fuse or circuit breaker can be used as a secondary fault protector in this situation. the device does support over current protection. a tempera- ture diode is provided for monitoring internal temperature, and can be used to detect the need for thermal shutdown that can be done by controlling the run pin. figure 10. ltm4620 12v to 1.2v at 26a with 200lfm, external heat sink applications information figure 11. ltm4620 12v to 1.2v at 26a with 200lfm, no external heat sink
ltm4620 24 4620f power derating the 1.0v and 2.5v power loss curves in figures 12 and 13 can be used in coordination with the load current derating curves in figures 14 to 21 for calculating an approximate ja thermal resistance for the ltm4620 with various heat sinking and airfow conditions. the power loss curves are taken at room temperature, and are increased with a 1.35 to 1.4 multiplicative factor at 125c. these factors come from the fact that the power loss of the regulator increases about 45% from 25c to 150c, thus a 50% spread over 125c delta equates to ~0.35%/c loss increase. a 125c maximum junction minus 25c room temperature equates to a 100c increase. this 100c increase multiplied by 0.35%/c equals a 35% power loss increase at the 125c junction, thus the 1.35 multiplier. the derating curves are plotted with v out1 and v out2 in parallel single output operation starting at 26a of load with low ambient temperature. the output voltages are 1.0v and 2.5v. these are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. the junction temperatures are monitored while ambient temperature is increased with and without airfow. the power loss increase with ambient temperature change is factored into the derating curves. the junctions are maintained at ~120c maximum while lowering output current or power while increasing ambient temperature. the decreased output current will decrease the internal module loss as ambient temperature is increased. the monitored junction temperature of 120c minus the ambient operating temperature specifes how much tem- perature rise can be allowed. as an example in figure 14, the load current is derated to ~19a at ~80c with no air or heat sink and the power loss for the 12v to 1.0v at 19a output is a ~5.1w loss. the 5.1w loss is calculated with the ~3.75w room temperature loss from the 12v to 1.0v power loss curve at 19a, and the 1.35 multiplying factor at 125c ambient. if the 80c ambient temperature is subtracted from the 120c junction temperature, then the difference of 40c divided by 5.1w equals a 7.8c/w ja thermal resistance. table 2 specifes a 6.5 to 7c/w value which is pretty close. the airfow graphs are more accurate due to the fact that the ambient temperature en- vironment is controlled better with airfow. as an example in figure 15, the load current is derated to ~22a at ~90c with 200lfm of airfow and the power loss for the 12v to 1.0v at 22a output is a ~5.94w loss. the 5.94w loss is calculated with the ~4.4w room tem- perature loss from the 12v to 1.0v power loss curve at 22a, and the 1.35 multiplying factor at 125c ambient. if the 90c ambient temperature is subtracted from the 120c junction temperature, then the difference of 30c divided by 5.94w equals a 5.1c/w ja thermal resistance. table 2 specifes a 5.5c/w value which is pretty close. tables 2 and 3 provide equivalent thermal resistances for 1.0v and 2.5v outputs with and without airfow and heat sinking. the derived thermal resistances in tables 2 and 3 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. room temperature power loss can be derived from the effciency curves and adjusted with the above ambient temperature multiplicative factors. the printed circuit board is a 1.6mm thick four layer board with two ounce copper for the two outer layers and one ounce copper for the two inner layers. the pcb dimensions are 101mm 114mm. the bga heat sinks are listed in table 3. applications information
ltm4620 25 4620f applications information table 2. 1.0v output derating curve v in (v) power loss curve airflow (lfm) heat sink ja (c/w) figures 14, 15 5, 12 figure 12 0 none 6.5 to 7 figures 14, 15 5, 12 figure 12 200 none 5.5 figures 14, 15 5, 12 figure 12 400 none 5 figures 16, 17 5, 12 figure 12 0 bga heat sink 6.5 figures 16, 17 5, 12 figure 12 200 bga heat sink 5 figures 16, 17 5, 12 figure 12 400 bga heat sink 4 table 3. 2.5v output derating curve v in (v) power loss curve airflow (lfm) heat sink ja (c/w) figures 18, 19 5, 12 figure 13 0 none 6.5 to 7 figures 18, 19 5, 12 figure 13 200 none 5.5 to 6 figures 18, 19 5, 12 figure 13 400 none 4.5 figures 20, 21 5, 12 figure 13 0 bga heat sink 6.5 to 7 figures 20, 21 5, 12 figure 13 200 bga heat sink 4 figures 20, 21 5, 12 figure 13 400 bga heat sink 3.5 heat sink manufacturer part number website aavid thermalloy 375424b00034g www.aavid.com cool innovations 4-050503p to 4-050508p www.coolinnovations.com
ltm4620 26 4620f applications information table 4. output voltage response vs component matrix (refer to figure 23) 0a to 7a load step typical measured values vendors value part number tdk, c out1 ceramic 100f 6.3v c4532x5r0j107mz murata, c out1 ceramic 100f 6.3v grm32er60j107m avx, c out1 ceramic 100f 6.3v 18126d107mat sanyo poscap, c out2 bulk 470f 4v 4tpf470ml sanyo poscap, c out2 bulk 470f 6.3v 6tpd470m sanyo, c in bulk 56f 25v 25svp56m v out (v) c in (ceramic) c in (bulk)** c out1 (ceramic) c out2 (bulk) c ff (pf) c bot (pf) c comp (pf) v in (v) droop (mv) p-p deviation at 7a load step (mv) recovery time (s) load step (a/s) r fb (k) freq 1 22f 3 56f 100f 470f 2 100 none none 5 65 130 30 7 90.9 400 1 22f 3 56f 100f 470f 2 100 none none 12 65 130 30 7 90.9 400 1 22f 3 56f 100f 3 470f 2 100 none none 5 60 120 30 7 90.9 400 1 22f 3 56f 100f 3 470f 2 100 none none 12 60 120 30 7 90.9 400 1.2 22f 3 56f 100f 3 470f 2 100 none none 5 65 130 30 7 60.4 500 1.2 22f 3 56f 100f 3 470f 2 100 none none 12 65 130 30 7 60.4 500 1.2 22f 3 56f 100f 470f 2 100 none none 5 68 136 35 7 60.4 500 1.2 22f 3 56f 100f 470f 2 100 none none 12 68 136 30 7 60.4 500 1.5 22f 3 56f 100f 470f 2 100 none none 5 70 140 35 7 40.2 550 1.5 22f 3 56f 100f 470f 2 100 none none 12 70 140 30 7 40.2 550 1.8 22f 3 56f 100f 470f 100 none none 5 75 150 30 7 30.2 600 1.8 22f 3 56f 100f 470f 100 none none 12 75 150 30 7 30.2 600 1.8 22f 3 56f 100f 3 none 150 none none 5 100 200 15 7 30.2 600 1.8 22f 3 56f 100f 3 none 150 none none 12 100 200 18 7 30.2 600 2.5 22f 3 56f 100f 3 none 220 none none 5 100 200 20 7 19.1 750 2.5 22f 3 56f 100f 3 none 220 none none 12 100 200 20 7 19.1 750 2.5 22f 3 56f 100f 470f 150 none none 5 85 170 30 7 19.1 750 2.5 22f 3 56f 100f 470f 150 none none 12 85 170 30 7 19.1 750 **bulk capacitance is optional if v in has very low input impedance.
ltm4620 27 4620f figure 12. 1.0v power loss curve figure 13. 2.5v power loss curve figure 14. 12v to 1v derating curve, no heat sink figure 15. 5v to 1v derating curve, no heat sink figure 16. 12v to 1v derating curve, bga heat sink figure 17. 5v to 1v derating curve, bga heat sink applications information load current (a) 0 power loss (w) 4 5 26 4620 f12 3 2 0 2 4 6 8 10 12 14 16 18 20 22 24 1 6 5v in , 1v out 12v in , 1v out load current (a) 0 power loss (w) 4 5 6 26 4620 f13 3 2 0 2 4 6 8 10 12 14 16 18 20 22 24 1 9 7 8 5v in , 2.5v out 12v in , 2.5v out ambient temperature (c) 0 load current (a) 18 20 22 120 4620 f14 16 14 0 10 40 80 100 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm ambient temperature (c) 0 load current (a) 18 20 22 4620 f15 16 14 0 10 40 80 100 120 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm ambient temperature (c) 0 load current (a) 18 20 22 4620 f16 16 14 0 10 40 80 100 120 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm ambient temperature (c) 0 ch1 and ch2 combined load current (a) 18 20 22 4620 f17 16 14 0 10 40 80 100 120 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm
ltm4620 28 4620f figure 18. 12v to 2.5v derating curve, no heat sink figure 19. 5v to 2.5v derating curve, no heat sink figure 20. 12v to 2.5v derating curve, bga heat sink figure 21. 5v to 2.5v derating curve, bga heat sink applications information ambient temperature (c) 0 load current (a) 18 20 22 4620 f18 16 14 0 10 40 80 100 120 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm ambient temperature (c) 0 load current (a) 18 20 22 4620 f19 16 14 0 10 40 80 100 120 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm ambient temperature (c) 0 load current (a) 18 20 22 4620 f20 16 14 0 10 40 80 100 120 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm ambient temperature (c) 0 load current (a) 18 20 22 4620 f21 16 14 0 10 40 80 100 120 20 60 12 8 6 4 2 26 24 400lfm 200lfm 0lfm
ltm4620 29 4620f applications information layout checklist/example the high integration of ltm4620 makes the pcb board layout very simple and easy. however, to optimize its electri - cal and thermal performance, some layout considerations are still necessary. ? use large pcb copper areas for high current paths, including v in , gnd, v out1 and v out2 . it helps to mini- mize the pcb conduction loss and thermal stress. ? place high frequency ceramic input and output capaci - tors next to the v in , pgnd and v out pins to minimize high frequency noise. ? place a dedicated power ground layer underneath the unit. ? to minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers. ? do not put via directly on the pad, unless they are capped or plated over. ? use a separated sgnd ground copper area for com - ponents connected to signal pins. connect the sgnd to gnd underneath the unit. ? for parallel modules, tie the v out , v fb , and comp pins together. use an internal layer to closely connect these pins together. the track pin can be tied a common capacitor for regulator soft-start. ? bring out test points on the signal pins for monitoring. figure 22 gives a good example of the recommended layout. figure 22. recommended pcb layout gnd gnd gnd sgnd cntrl v out1 c out1 c out2 v out2 v in c in1 c in2 1 2 3 4 5 6 7 8 10 9 11 12 l k j h g f e d c b m a 4620 f22
ltm4620 30 4620f figure 23. typical 5v in to 16v in , 1.5v and 1.2v outputs typical applications 4620 f23 ltm4620 v in temp run1 run2 track1 track2 f set c out2 470f 6.3v r fb2 * 60.4k r2 10k c out1 100f 6.3v phasmd v out1 v outs1 sw1 v fb1 v fb2 comp1 comp2 v outs2 v out2 sw2 pgood2 mode_pllin clkout intv cc extv cc pgood1 pgood1 intv cc sgnd gnd track1 track2 diffp diffn diffout r fb1 * 40.2k pgood2 v out2 1.2v at 13a c ff * c bot c comp ** c out2 470f 6.3v c out1 100f 6.3v r4 121k r1* 10k d1* 5.1v zener 5v to 16v intermediate bus r7 10k c5 0.1f c9 0.1f c1 22f 25v c2 22f 25v c3 22f 25v c4 22f 25v c10 4.7f v out1 1.5v at 13a r3 10k intv cc + * pull-up resistor and zener are optional. see table 4** + + c in (opt)
ltm4620 31 4620f typical applications figure 24. ltm4620 2-phase, 1.5v at 26a design with temperature monitoring 4620 f24 ltm4620 v in temp run1 run2 track1 track1 track2 f set c out2 470f 6.3v r5 40.2k r2 5k c out1 100f 6.3v phasmd v out1 v outs1 sw1 v fb1 v fb2 comp1 comp2 v outs2 v out2 sw2 pgood2 pgood1 mode_pllin clkout intv cc extv cc pgood1 pgood1 1.5v at 26a intv cc sgnd gnd diffp diffn diffout c out2 470f 6.3v c out1 100f 6.3v r4 121k r1* 10k d1* 5.1v zener 5v to 16v intermediate bus c9 0.1f c1 22f 25v c2 22f 25v c11 22f 25v c3 22f 25v c10 4.7f + + * pull-up resistor and zener are optional. intv cc intv cc ltc2997 a/d c 1.8v 4mv/k 470pf 0.1f v cc gnd v ref v ptat d + d ?
ltm4620 32 4620f typical applications figure 25. ltm4620 1.2v and 1v output tracking 4620 f25 ltm4620 v in temp run1 run2 track1 track2 f set c out2 470f 6.3v r8 90.9k r2 10k c out1 100f 6.3v phasmd v out1 v outs1 sw1 v fb1 v fb2 comp1 comp2 v outs2 v out2 sw2 pgood2 mode_pllin clkout intv cc extv cc pgood1 pgood1 intv cc intv cc sgnd gnd 1.2v diffp diffn diffout r5 60.4k pgood2 c out2 470f 6.3v c out1 100f 6.3v r4 121k r9 60.4k r1* 10k d1* 5.1v zener intermediate bus r6 10k c5 0.1f c1 22f 25v r7 90.9k c2 22f 25v c3 22f 25v c4 22f 25v c10 4.7f + + r3 10k * pull-up resistor and zener are optional. v in 5v to 16v v out1 1.2v at 13a v out2 1v at 13a
ltm4620 33 4620f typical applications figure 26. 4-phase, 1.2v at 50a 4620 f26 ltm4620 v in temp run1 run run1 run2 track1 track1 track2 f set c out2 470f 6.3v r5 60.4k r2 5k c out1 100f 6.3v phasmd v out1 v outs1 sw1 v fb1 v fb2 comp1 comp2 comp v outs2 v out2 sw2 pgood2 pgood1 mode_pllin clkout clk1 clk1 intv cc extv cc pgood1 pgood1 sgnd gnd diffp diffn diffout c out2 470f 6.3v c out1 100f 6.3v r4 121k r1* 10k d1* 5.1v zener intermediate bus r6 10k c1 22f 25v c2 22f 25v c3 22f 25v c10 4.7f + + ltm4620 v in temp run1 run2 track1 track2 f set c out2 470f 6.3v c out1 100f 6.3v phasmd v out1 v outs1 sw1 v fb1 v fb2 comp1 v fb comp comp2 v outs2 v out2 sw2 pgood2 pgood1 mode_pllin clkout intv cc extv cc pgood1 pgood1 sgnd gnd diffp diffn diffout c out2 470f 6.3v c out1 100f 6.3v r10 121k 5v to 16v intermediate bus r9 10k c5 22f 25v c19 0.22f c15 22f 25v c12 22f 25v c16 4.7f + + intv cc track1 v fb intv cc * pull-up resistor and zener are optional. v out 1.2v at 50a v in 5v to 16v
ltm4620 34 4620f ltm4620 component lga pinout package description pin id function pin id function pin id function pin id function pin id function pin id function a1 vout1 b1 vout1 c1 vout1 d1 gnd e1 gnd f1 gnd a2 vout1 b2 vout1 c2 vout1 d2 gnd e2 gnd f2 gnd a3 vout1 b3 vout1 c3 vout1 d3 gnd e3 gnd f3 gnd a4 vout1 b4 vout1 c4 vout1 d4 gnd e4 gnd f4 mode_pllin a5 vout1 b5 vout1 c5 vout1s d5 vfb1 e5 track1 f5 run1 a6 gnd b6 gnd c6 f set d6 sgnd e6 comp1 f6 sgnd a7 gnd b7 gnd c7 sgnd d7 vfb2 e7 comp2 f7 sgnd a8 vout2 b8 vout2 c8 vout2s d8 track2 e8 diffp f8 diffout a9 vout2 b9 vout2 c9 vout2 d9 gnd e9 diffn f9 run2 a10 vout2 b10 vout2 c10 vout2 d10 gnd e10 gnd f10 gnd a11 vout2 b11 vout2 c11 vout2 d11 gnd e11 gnd f11 gnd a12 vout2 b12 vout2 c12 vout2 d12 gnd e12 gnd f12 gnd pin id function pin id function pin id function pin id function pin id function pin id function g1 gnd h1 gnd j1 gnd k1 gnd l1 gnd m1 gnd g2 sw1 h2 gnd j2 vin k2 vin l2 vin m2 vin g3 gnd h3 gnd j3 vin k3 vin l3 vin m3 vin g4 phasmd h4 gnd j4 vin k4 vin l4 vin m4 vin g5 clkout h5 gnd j5 gnd k5 gnd l5 vin m5 vin g6 sgnd h6 gnd j6 temp k6 gnd l6 vin m6 vin g7 sgnd h7 gnd j7 extvcc k7 gnd l7 vin m7 vin g8 pgood2 h8 intvcc j8 gnd k8 gnd l8 vin m8 vin g9 pgood1 h9 gnd j9 vin k9 vin l9 vin m9 vin g10 gnd h10 gnd j10 vin k10 vin l10 vin m10 vin g11 sw2 h11 gnd j11 vin k11 vin l11 vin m11 vin g12 gnd h12 gnd j12 gnd k12 gnd l12 gnd m12 gnd
ltm4620 35 4620f information furnished by linear technology corporation is believed to be accurate and reliable. however, no responsibility is assumed for its use. linear technology corporation makes no representa - tion that the interconnection of its circuits as described herein will not infringe on existing patent rights. package description lga package 144-lead (15mm 15mm 4.41mm) (reference ltc dwg # 05-08-1844 rev a) please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings. notes: 1. dimensioning and tolerancing per asme y14.5m-1994 2. all dimensions are in millimeters land designation per jesd mo-222, spp-010 5. primary datum -z- is seating plane 6. t he total number of pads: 144 4 3 details of pad #1 identifier are optional, but must be located within the zone indicated. the pad #1 identifier may be either a mold or marked feature symbol aaa bbb eee tolerance 0.15 0.10 0.05 4.31 ? 4.51 detail b detail b substrate mold cap 0.36 ? 0.46 3.95 ? 4.05 bbb z z 15 bsc package top view 15 bsc 4 pad 1 corner x y aaa z aaa z detail a 13.97 bsc 1.27 bsc 13.97 bsc 0.12 ? 0.28 package bottom view 3 pads see notes suggested pcb layout top view 0.0000 0.6350 0.6350 1.9050 1.9050 3.1750 3.1750 4.4450 4.4450 5.7150 5.7150 6.9850 6.9850 6.9850 5.7150 5.7150 4.4450 4.4450 3.1750 3.1750 1.9050 1.9050 0.6350 0.6350 0.0000 6.9850 lga 144 1209 rev a ltmxxxxxx module tray pin 1 bevel package in tray loading orientation component pin ?a1? dia 0.630 pad 1 3x, c (0.22 x45) detail a 0.630 0.025 sq. 143x s y x eee l k j h g f e d c b m a 1 2 3 4 5 6 7 8 10 9 11 12
ltm4620 36 4620f linear technology corporation 1630 mccarthy blvd., milpitas, ca 95035-7417 (408) 432-1900 fax : (408) 434-0507 www.linear.com ? linear technology corporation 2012 lt 0712 ? printed in usa related parts part number description comments LTM4628 dual 8a, single 16a module regulator pin compatible with ltm4620; 4.5v v in 26.5v, 0.6v v out 5.5v, 15mm 15mm 4.32mm ltm4627 15a module regulator 4.5v v in 20v, 0.6v v out 5.5v, 15mm 15mm 4.32mm ltm4611 ultralow v in , 15a module regulator 1.5v v in 5.5v, 0.8v v out 5v, 15mm 15mm 4.32mm ltm4619 dual 26v in , 4a dc/dc module regulator 4.5v v in 26.5v; 0.8v v out 5v ltm4615 triple low v in , 4a dc/dc module regulator 2.375 v in 5.5v; two 4a and one 1.5a output ltm4616 dual 8a, low v in , dc/dc module regulator 2.7v v in 5.5v; 0.6v v out 5v ltm4627 15a dc/dc module regulator 4.5v v in 20v; 0.6v v out 5v ltm8062/ ltm8062a 32v in , 2a module battery charger with maximum peak power tracking (mppt) adjustable v batt up to 14.4v (18.8v for the ltm8062a), c/10 or timer termination, 9mm 15mm 4.32mm lga package ltm8027 60v in , 4a dc/dc step-down module regulator 4.5v v in 60v, 2.5v v out 24v, 15mm 15mm 4.32mm lga package ltm4613 en55022b compliant 36v in , 8a step-down module regulator 5v v in 36v, 3.3v v out 15v, synchronizable, parallelable, 15mm 15mm 4.32mm lga package package photo 15mm 15mm 4.41mm

▲Up To Search▲

Price & Availability of LTM4628

	To Download LTM4628 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .